few-shot learning

PEFSL is a modular pipeline for the training, compilation, hardware synthesis and deployment of a few-shot learning application on an FPGA SoC.